典型文献
7 Gbit/s optical JK flip flop design with two optical AND gates and NOR gates
文献摘要：
This study presents a simple methodology for implementation of all optical JK flip flop for future optical high speed networks.The scheme utilizes electronic model of JK flip flop for implementation of all optical JK flip flop at the bit rate of 7 Gbit/s.Firstly,all-optical AND and NOR gates are implemented.Furthermore,with the combination of these basic gate structures,the optical model of JK flip flop is verified.This structure makes use of two optical AND gates and two optical NOR gates.This technique uses a semiconductor optical amplifier(SOA)as the nonlinear me-dium to produce considerable amount of cross gain and cross phase modulation to attain truth table conditions of op-tical JK flip flop.In this method,the number of gates is reduced as compared to earlier schemes.Rise time and fall time of 5.6 ps with contrast ratio more than 60 dB are achieved in this design.
文献关键词：
中图分类号：
作者姓名：
Dipti Bansal;Lovkesh
作者机构：
Department of Electronics&Communication Engineering,Punjabi University,Patiala 147002,India
文献出处：
引用格式：
[1]Dipti Bansal;Lovkesh-.7 Gbit/s optical JK flip flop design with two optical AND gates and NOR gates)[J].光电子快报（英文版）,2022(07):408-414
A类：
B类：
Gbit,optical,JK,flip,flop,design,AND,gates,NOR,This,study,presents,simple,methodology,implementation,future,high,speed,networks,utilizes,electronic,model,rate,Firstly,implemented,Furthermore,combination,these,basic,structures,verified,makes,technique,uses,semiconductor,amplifier,SOA,nonlinear,dium,produce,considerable,amount,cross,gain,phase,modulation,attain,truth,table,conditions,In,this,number,reduced,compared,earlier,schemes,Rise,fall,ps,contrast,ratio,than,dB,achieved
AB值：
0.432832
相似文献
机标中图分类号，由域田数据科技根据网络公开资料自动分析生成，仅供学习研究参考。
